{"version":"1.0","type":"rich","provider_name":"timescale.info","provider_url":"https://timescale.info","title":"GPU and ASIC programming · parallel hardware, standards and applications","author_name":"athan","author_url":"https://timescale.info/athan","html":"<iframe src=\"https://timescale.info/embed/72b1abe7-0426-42a7-ba32-da75615c4516#moment/mmx97\" title=\"GPU and ASIC programming · parallel hardware, standards and applications\" width=\"800\" height=\"480\" style=\"border:0;max-width:100%\" loading=\"lazy\" allow=\"fullscreen\"></iframe>","width":800,"height":480,"thumbnail_url":"https://thumb.wikimedia.org/wikipedia/commons/thumb/f/f9/CSIRO_ScienceImage_11313_The_CSIRO_GPU_cluster_at_the_data_centre.jpg/960px-CSIRO_ScienceImage_11313_The_CSIRO_GPU_cluster_at_the_data_centre.jpg","thumbnail_width":720,"thumbnail_height":478,"cache_age":3600}